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[571 ABSTRACT 
The disclosed encoder is adapted to produce both dig- 
ital and analog output signals corresponding to the an- 
gular position of a rotary shaft, or the position of any 
other movable member. The digital signals comprise a 
series of binary signals constituting a multi-digit code 
word which defines the angular position of the shaft 
with a degree of resolution which depends upon the 
number of digits in the code word. The basic binary 
signals are produced by photocells actuated by a series 
of binary tracks on a code disc or member. The analog 
signals are in the form of a series of ramp signals 
which are related in length to the least significant bit 
of the digital code word. The analog signals are de- 
rived from sine and cosine tracks on the code disc. 
Such tracks are read by photocells which produce sig- 
nals corresponding to the sine and cosine of the shaft 
angle. Such sine and cosine signals are modulated with 
cosine and sine timing signals produced by a free- 
running clock, and the modulated signals are then 
combined to produce a sine signal at the frequency of 
the clock but varying in phase in accordance with the 
shaft angle. By comparing the variable phase signal 
with hysteresis signals derived from the clock, the 
variable phase signal is converted into pulses of vari- 
able length corresponding to the shaft angle. The hys- 
teresis signals are basically timing pulses as to which 
alternate pulses are subject to slight timing variations 
which produce a hysteresis effect. The hysteresis sig- 
nals eliminate ambiguities in the generation of the an- 
alog signals. The variable length pulses are integrated 
to produce the ramp signals which constitute the ana- 
log output. The least significant bit of the digital out- 
put is produced by processing the variable phase sig- 
nal from the analog circuit. All of the other digital sig- 
nals are synchronized accurately with the least signifi- 
cant bit by correction circuits which insure that the 
accuracy of all of the binary signals is established by 
the signal for the least significant bit. 
27 Claims, 22 Drawing Figures 
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FIG. 2 illusuates the waveform of the analog and 
digital output signals from the encoder. 
FIG. 3 illustrates an alternative type of analog output 
signal which may be produced by slightly modifying the 
FIG. 4a is a diagrammatic section showing the code 
member and optical readout assembly as employed on 
FIG. 46 is a diagrammatic representation of the co- 
This invention relates to an encoder for producing 10 sine and sine tracks on the code member, employed to 
generate the analog output signals and digital outputs 
15 and 16. 
FIG. 5 is a series Of waveform diagrams illustrating 
the generation of the variable phase signal at the clock 
DIGITAL PLUS ANALOG OUTPUT ENCODER 
ORIGIN OF INVENTION 
I The invention described herein was made in the per- 5 encoder. 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law the encoder. 
85-568 (72 Stat. 435; 42 USC 2457). 
electrical signals which accurately indicate the angular 
position of a shaft, or the position of any other movable 
member. Such encoders find many applications where 
it is necessary or desirable to indicate and control the 
position of a shaft or the like with a high degree of 
accuracy. Thus, for example, such encoders may be 
employed to provide electrical telemetry signals in& 
cating the angular position of a radio antenna, or the 
position of any other movable member on a satellite or 
frequency. 
FIG. 6 is a series of waveform diagrams illustrating 
the generation of the variable 1-ngth pulses from the 
FIG. 7 is a series of waveform diagrams illustrating 
Phase 
other space vehicle. Encoders have also been of great 2o the manner in which the binary code signals are cor- 
value in indicating the positions of shafts or the like on rected by reference to the signals derived from the 
machine tools and fire control equipment. 
signals. The digital signals are preferably in the form of 25 nary 'Ode 
a series of binary bits which the digits of a FIG. 9 is a circuit diagram of the portion of the en- 
signals and the correction of such signals to agree with resolution which depends upon the number of digits in the accuracy of the analog signals. 
FIGS. 10a and 106 together constitute a circuit dia- the code word. Within the angular interval represented 3o by the least significant bit, the shaft angle is indicated gram of the portion of the encoder which is concerned 
with the generation of the analog output signals. by the analog output signal which is preferably in the 
FIGS. lla and I16 together constitute a circuit dia- form of a ramp signal. Another object of the present invention is to provide gram of the portion of the encoder which includes the 
analog and digital signals are developed from a series of ous timing signals, including the hysteresis signals. 
such a manner that the abrupt changes in the analog grated circuits which are employed in the encoder as 
signal coincide exactly with the changes in the least shown in the circuit diagrams of FIGS. ~ 1 1 .  
significant digit. FIG. 17 is a series of waveform diagrams illustrating 
A further object is to provide an encoder in which the the sine and cosine shaft angle signals, the analog out- 
digital signals are corrected by signals derived from the put and the binary output signals for the two 
analog code tracks so that the accuracy of the digital least significant tracks. 
coincides With the accuracy Of the analog Si&'- FIG. 18 is a series of waveform diagrams illustrating 
45 the production of the variable length pulses and the 
her object is to provide a new and improved 
r in which the analog tracks are read by photo- FIG. 19 is a series of waveform diagrams illustrating 
cells to produce sine and cosine signals as functions Of 
the shaft angle. The sine and cosine signals are modu- AS shown in RG. 2, the outputs of the illustrated 
lated with cosine and sine signals derived from the 50 encoder comprise 12 parallel natural binary code sig- 
output Of a free-running clock or osci~~ator. The modu- nals, labeled Tracks 5-16 in FIG. 2, plus ohe ramp-type 
als are then combined to produce a sinusoidal analog signal, labeled ANALOG TRACK. While a 
the frequency of the oscillator but having a typical embodiment would also include coarse tracks 
ich 'varies with the shaft angle. 1-4, they are-not irsluded in the present encoder be- 
he variable phase signal is converted into pulses of 55 cause it is intended for an application involving limited 
riable length, which are integrated to produce the rotation. The output signals are plotted against the 
ramp signals. Hysteresis timing signals are employed to shaft angle in FIG. 2. It will be seen that a complete 
produce the variable length pulses. Such hysteresis cycle of the saw-toothed ramp-type analog signal is 
signals coniprise pulses as to which alternate pulses are completed for each successive angular interval 
subject to slight timing variations to produce a hystere- 60 amounting to 27r/216 radians. The relationship of the 
sis effect whereby ambiguities in the generation of the analog and binary output signals will be evident in FIG. 
analog signals are eliminated. 2. Each ramp of the analog signal corresponds to the 
Further objects, advantages and features of the pre- corresponding portion of the binary Track 16 between 
nt invention will appear from the following descrip- changes in binary value. The abrupt changes in the 
tion taken with the accompanying drawings in which: 65 analog signal between the adjacent ramps correspond 
FIG. 1 is a general block diagram of an encoder to be to the changes in the binary value of Track 16. 
described as an illustrative embodiment of the present FIG. 3 illustrates an alternative analog output signal 
invention. which may be employed instead of the ramp signal of 
analog circuits. 
Q~~ object of the present invention is to provide an FIG. 8 is a circuit diagram of the portion of the en- 
encoder which produces both digital and analog output coder concerned the production Of the basic bi- 
multi-digit binary word, defining the shaft angle with a coder concerned with the processing Of the binary code 
an encoder Of the foregoing character in which the 35 oscillator or clock and the circuits for producing vari- 
FIGS. 12-16 are diagrams illustrating various in&- and code tracks and are processed in 
40 
output ramp signals. 
the production of the hysteresis signals. 
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FIG. 2. The analog signal of FIG. 3 comprises succes- 
sive ramp signals of opposite slope. Each ramp corre- 
sponds to one of the intervals of binary track 16 be- 
tween the binary value changes. The analog signal of 
FIG. 2 is generally preferred because it can be imple- 
mented with less circuitry. 
The output signals as illustrated in FIG. 2 eliminate 
any possible track-to-track error because the angular 
positions at which the analog signal changes abruptly 
are also the angular positions at which the least signifi- 
cant bit of the binary word changes its binary state. As 
will be described in detail, all of the binary tracks are 
corrected to correspond to the accuracy of the analog 
track. This procedure eliminates track-to-track errors 
which can result from imperfect relative placement of 
the circular code tracks on the code disc, imperfect 
radialization or phasing of the optical readout heads 
during construction or imperfect electrical calibration 
of the independent information channels. 
The general construction of the encoder 20 is shown 
in the block diagram of FIG. 1, which should be consid- 
ered in connection with FIG. 4a. The illustrated en- 
coder 20 is adapted to produce digital and analog out- 
put signals corresponding to the position of a movable 
member, illustrated as a rotatable shaft 22 in FIG. 4u. A 
code member, illustrated as a code disc 24, is mounted 
on the shaft 22 so as to rotate therewith. The coded 
elements on the code disc 24 are translated into electri- 
cal signals by readout means illustrated as being of the 
optical type. As shown, the code disc has 11 binary 
tracks 26, the individual tracks being designated 26-5 
through 26-15. Each binary track has segments which 
are alternately transparent and opaque. While the bi- 
nary tracks could employ a natural or straight binary 
code, it is preferred to etnploy a Gray or inverted bi- 
nary code. A natural binary code has the characteristic 
that a change in the binary value of any digit or bit is 
accompanied by a change in the binary value of the 
least significant bit. On the other hand, the Gray code 
has the characteristic that a change in the binary value 
of any track or bit is not accompanied by a change in 
value of any other bit. Thus, only one track changes in 
binary value at any angular position. means for produc- 
ing sine and cosine positional signals corresponding to 
the position of said code member, 
means for modulating said sine positional signal with 
a cosine time-related signal derived from said tim- 
ing signal source, 
means for modulating said cosine positional signal 
with a sine time-related signal derived from said 
timing signal source, 
and means for additively combining the modulated 
sine and cosine positional signals to produce the 
variable phase timing signal. 
While various readout means may be employed, the 
apparatus of FIG. 4u utilizes photocells 28 which re- 
ceive light from the tracks 26, the individual photocells 
being designated 28-5 through 28-15. The light is sup- 
plied by a light source 30 and is modulated by the 
tracks 26. It will be understood that the light source 30 
may include any suitable number of lamps and auxiliary 
devices for focusing the light in the desired pattern 
upon the tracks 26. 
To provide for the production of the analog output, 
the apparatus of FIG. 4a includes four additionat pho- 
tocells 32a, b, c and d which receive light from corre- 
sponding tracks 34u, b, c and don the code member 24. 
The light is supplied by the light source 30 and is modu- 
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lated by the tracks 3&-d before reaching the photocells 
32a-d. 
The eleven Gray code binary signals from the photo- 
cells 28 are processed as indicated in FIG. 1 to produce 
a parallel natural binary 11 track digital code word. 
Each photocell 28 is “chopped” with a transistor chop- 
per 36 to produce a pulse which is amplified by a 
“coarse” amplifier 38. If the amplified pulse exceeds a 
fixed voltage threshold level, a coarse one-shot 40 fires 
and a binary one condition is indicated. If the amplified 
pulse is less than the fixed voltage level, a binary zero 
condition exists and the one-shot 40 does not fire. A 
parallel Gray-to-straight converter 42 translates the 
11-channel Gray code to an 11-channel natural binary 
code. Gray code has the characteristics that only one 
change of binary state occurs in the code word at any 
angular. position. Natural binary code derived from 
Gray code has the characteristic that a binary state 
change on any track will produce a change in the least 
significant bit (LSB) of the natural code track. There- 
fore, the natural code LSB contains information from 
all channels comprising the code word. 
FIG. 7 illustrates a segment of the natural code se- 
quence and its relationship to “Fine Tracks 15 and 16”. 
The derivation of “Fine Tracks 15 and 16” from the 
analog photocell signals will be described presently. 
Note in FIG. 7 that Fine Track 15 and Coarse Track 15 
have the same cylce length and are separated by a 
phase difference. The coarse track signal is developed 
from many channels of information so it contains errors 
of readout and individual calibration from eleven inde- 
pendent channels. The tine track signal is significantly 
more accurate. Fine Track 15 and Coarse Track 15 are 
compared logically by ADD-ONE LOGIC circuits 44. 
If their binary states differ, an add-one signal is pro- 
duced which corrects the coarse digits to agree with the 
fine digits. If the binary states of the Fine Track 15 and 
Coarse Track 15 agree, no correction is required. The 
corrected coarse digits therefore do not have track-to- 
track errors. Their accuracy is dependent only on the 
accuracy of Fine Track 15. 
FIG. 8 shows additional details of the digital signal 
circuits. The illustrated photocells 28 are in the form of 
photovoltaic diodes which develop a voltage when 
illuminated. However, photocells of other types may be 
employed. As shown, each photocell is connected to a 
load resistor 46. 
Each chopper 36 may comprise a transistor 48 hav- 
ing its collector-emitter path connected across the cor- 
responding photocell 28 so as to act as an electronic 
short-circuiting switch. A resistor 50 and a capacitor 52 
are connected between the base and collector of the 
transistor 48, while another resistor 54 is connected 
between the base and one of the three chopper drive 
terminals 56, which are individually designated 
56/CP1756/CP2, and 56/CP3. Additional details of the 
chopper drive will be given in connection with FIGS. 
10 and 11. 
Any suitable amplifier may be employed, but each 
amplifier 38 of FIG. 8 utilizes an operational amplifier 
58, such as one of the units embodied in a standard 
integrated circuit, type SC9393LH, shown in greater 
detail in FIG. 16. The amplifier 38, as shown in FIG. 8, 
utilizes an input coupling capacitor 60 in series with a 
resistor 62; an input circuit resistor 64 in parallel with 
a capacitor 66, a feedback resistor 68; a coupling resis- 
tor 70 in series with a capacitor 72; and a coupling 
capacitor 74, all connected in the manner shown. 
3,976,997 
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The one-shots 40 may be of any suitable construc- 
tion. As shown in FIG. 8, each one-shot 40 utilizes an 
operational amplifier 76, which may be another unit of 
the above-mentioned integrated circuit, type 
SC9393LH, shown in FIG. 16. The illustrated one-shot 
40 comprises an input coupling capacitor 78; an output 
return resistor 80 deriving an initial bias from voltage 
dividing resistors 82 and 84; a diode 86 and a resistor 
88 connected across the non-inverting input; a feed- 
back capacitor 90; a coupling capacitor 92; a series 
output resistor 94; and a shunt output diode 96. The 
one-shots 40 deliver their Gray code outputs to output 
terminals 98, designated individually 98/G5 through 
98/G 15. 
These terminals also appear in FIG. 9, which shows 
additional details of the Gray to Straight Converter 42. 
While the construction of such converter may be var- 
ied, it is shown as comprising a set of eleven gates 100, 
to invert the Gray code signals; and a set of ten compar- 
ators 102, to compare each inverted signal with the 
natural binary output signal of the next more significant 
order. The NAND gates 100 may be components of a 
standard integrated circuit, such as type SNH54LQOT. 
The comparators 102 may be components of a stan- 
dard integrated circuit, such as type SNH54L86T. No 
comparator is needed for the inverted signal for track 
5, which is used as the natural binary signal for track 5. 
The natural binary code signals are developed on 
lines 104, individually designated as 104/5N through 
104/15N. The comparator 102 for track 15 has one 
input connected to the corresponding NAND gate 100 
to receive the inverted Gray code signal, while the 
other input of the comparator is connected to the out- 
put line 104/14N, which receives the natural binary 
output from the comparator for track 14. The other 
comparators 102 are connected in a corresponding 
manner. 
The Add-One Correction Logic Circuits 44, as shown 
in detail in FIG. 9, may comprise a set of ten NAND 
gates 106, and a set of ten comparators 108 which 
deliver the corrected natural binary code signals to 
output lines 110, designated individually 110/5NC 
through 110/14NC. The comparator 108 for track 14 
receives the coarse natural binary code signal for track 
14 and the output of the NAND gate 106 for track 15, 
which in turn receives the coarse natural binary code 
signal for track 15 and the fine binary code signal for 
track 15 supplied from a terminal 112/1SF. 
The comparator 108 for track 13 receives the coarse 
natural binary code signal for track 13 and the output 
of the NAND gate 106 for track 14, which in turn 
receives the coarse natural binary code signal for track 
14 and the corrected natural binary code signal for 
track 14. The other comparators 108 and NAND gates 
106 ate similarly connected. 
As indicated in FIG. 1, and as shown in detail in FIG. 
9, the corkected natural binary code signals from the 
Add-One Circuits 44 are preferably supplied to a Final 
Output Storage Unit 114, which may comprise a set of 
tkn registers 114-5 through 114-14. Output buffering is 
provided by suitable means, such as a set of 10 NAND 
gates 116 connected between the outputs of the respec- 
tive registers 114 and the final digital output terminals 
118, designated individually as 118/5 through 118/14. 
The storage registers 114 may be in the form of flip- 
flops, constithting components of a standard integrated 
circuit, such as SNH54L74T, shown in greater detail in 
FIG. 14. Each register 114 receives the corresponding 
6 
corrected natural binary code signal and delivers its 
inverted output to the corresponding NAND gate 116. 
The registers 114 are updated periodically by clock 
pulses supplied by one of three storage pulse terminals 
5 120/S1, 120/S2, 120/S3. The derivation of the storage 
pulses will be discussed in detail in connection with 
FIGS. 10 and 11. 
As already indicated, the analog output signal is pref- 
erably derived from a plurality of tracks 34a-d on the 
1 "  code disc 24. As shown in FIG. 4b, two of these tracks 
are adapted to produce cosine and sine signals related 
to the shaft angle 8. One or more clear tracks are also 
preferably employed to make it possible to balance out 
the DC or steady-state component of the light transmit- 
l 5  ted by the tracks to the analog photocells 32a-d, the 
light being derived from the light source 30. 
FIG. 4b illustrates suitable configurations for the 
cosine 8 and sine 8 tracks, which may correspond to the 
tracks 34b and 3rbc in FIG. 4a. It will be seen that the *" cosine and sine tracks have opaque and clear areas 
which produce signals in the corresponding photocells 
32b and 32c, representing cosine 8 and sine 8, where 8 
corresponds to a small portion of one revolution of the 
code disc 24. Thus, cosine 8 and sine 8 may have 214 
25 cycles per revolution so that one cycle amounts to 
2 ~ / 2 ' ~  radians or approximately 79.1 arcseconds. The 
other tracks 34a and 34d on the code disc 24 may 
simply be clear so that the corresponding photocells 
32a and 32b will monitor the DC or steady-state value 
30 of the light. The DC signal is used to establish a refer- 
ence level for the sine 8 and cosine 8 photocell signals. 
It  would also be possible to utilize a single clear track 
and a single photocell to provide the DC signal. 
The sine and cosine photocell signals are preferably 
35 combined in such a manner as to take advantage of the 
mathematical principle represented by the following 
equation: 
sin8 coswt + cos8 sinwt = sin (id + 8 )  
40 
In this equation, coswt and sinwt are cosine and sine 
functions of timing signals from a free-running clock or 
oscillator 122, which is shown in the block diagram of 
FIG. 1. This equation states that a sinusoidal function 
45 of shaft angle (sine) modulated by a cosinusoidal signal 
from the free-running clock (coswt), plus a cosinusoi- 
dal function of shaft angle (cos@) modulated by a sinu- 
soidal signal from the clock (sinwt) produces a timing 
signal sin( ut + 8) in which the phase angle is variable in 
50 accordance with the variations in the shaft angle 8. The 
modulation is preferably accomplished in the photocell 
circuits to eliminate errors due to the usual dissimilari- 
ties associated with separate amplifiers.' 
As indicated in FIG. 1, choppers 124 are preferably 
5 5  employed to modulate the photocell signals. The chop- 
ping signals may be in the form of sine and cosine 
pulses supplied by a fine chopper drive circuit 126 
which in turn receives its input from a fine counter 
circuit 128. The output signals from the oscillator 122 
The waveform of the sine and cosine chopping sig- 
nals may be as indicated in FIG. 5. It  will be understood 
that sinwt and coswt refer to the fundamental fre- 
quency components of the chopping or modulation 
65 signals. Since these signals are derived by logic circuits 
from the clock-driven binary counter 128, the sin%t 
and cosW signals have an accurately fixed relationship 
to the binary counter as well as to each other. The 
60 are employed to drive the fine counter circuit 128. 
3,976,997 
7 8 
signals from the DC photocells 32u and 32d are also this hysteresis effect will be neglected for the time 
chopped or modulated in a manner to be described in being for the sake of simplicity and clarity of illustra- 
greater detail in connection with FIG. 10. tion. 
As indicated in FIG. 1, the outputs of the fine photo- As illustrated in the upper three waveform diagrams 
cells 32 are combined and amplified by a fine amplifier 5 of FIG. 6, the fine binary counter 128 produces square 
130, which also includes circuits for rejecting the chop- wave counter pulses designated M, L and K. The fine or 
ping spikes. A reject signal for this purpose may be analog photocell chopping signals containing the sinwt 
produced by the fine chopper drive circuit 126. A suit- and coswt components are derived from the K pulses 
able waveform for the rejection signal is indicated in and are at the Same frequency as the K pulses which 
FIG. 5, which also shows examples of the fine amplifier '0 may be 3 2 ~ c ,  as previously indicated. The L pulses are 
input waveform, the fine amplifier output waveform at twice the frequency of the K pulses, while the M 
Prior to rejection of the chopping spikes, and the re- pulses are four times the frequency of the K pulses. The 
Jetted output after the spikes have been suppressed by frequency of the sin( wt + 8 )  pulses is the same as that 
the rejection signal. of the K pulses. It  will be seen that the sync or hystere- 
The rejected output of the fine amplifier 130 is then sis pulses are basically at the frequency of the M pulses, 
applied to a bandpass filter circuit 132 which selects four times that of the sin(wt + e )  pulses. The sync 
the fundamental frequency component, which is sin(ot pulses are fixed in time, except for the slight hysteresis 
32KC. It will be understood that sin(wt + 0) is a vari- sin(wt + e )  pulses are in time because they are 
able phase signal where e represents a small segment of 20 subject to a phase angle variation through 360" as the 
the shaft angle. The variable phase signal has a sinusoi- encoder shaft is rotated. It will be evident that the sync 
pulses divide the time base for the sin(wt + 0) pulses dal waveform, as indicated in FIG. 5. 
characteristics in that it has a constant amplitude as 0 changes of 900. 
varies. It has the same basic frequency as the modulat- 25 
tional to the absolute angular position of the encoder able length, ranging from corresponding 
to the interval between the successive sync pulses. This shaft. The sinusoidal output signal from the filter 132 is 30 length corresponds to a phase change of 90" in the supplied to a fine signal zero crossing detector 134, sin(wt + e )  pulses. shown in FIG. 1, which produces spike-type pulses FIG. 6 illustrates the generation of the variable length corresponding to the positive going zero crossings of phase comparator output pulses for values of 0 from 0" the sinusoidal signals. Such zero crossing pulses, repre- 
senting the phase and frequency of the sin(wt + e )  to 135" in steps of22.5". The position ofthe sin(wt + e )  
signal, are shown in FIG. and also in FIG. 6. The 35 pulses is shown for each of these steps. Basically, each 
repetition rate of frequency of the pulses is the same as phase 'Omparator Output pulse corresponds to the 
chopper signals. The phase of the pulses, relative to the following sync pulse. When e is '7 each sin(ot -I- e )  
corresponds to 8, the encoder shaft angle. Thus, the 40 the phase When e is 
phase or relative timing of the pulses is controlled by 22.5'9 each sin(wtf e )  Pulse is advanced through 22.5" 
the angular position of the optical readout index within so that the length Of the phase Output pulse 
each cycle of the fine tracks on the code disc. Rotation corresponds to one-fourth of the interval between sync 
of the code disc through an angle corresponding to Pulses. When equals 45'7 the length of the phase 
one-fourth of an opaque plus clear interval will cause a 45 comparator output pulse corresponds to one-half the 
900 in e. since the modulating signals interval between sync pulses. When 0 equals 67.5", the 
coswt and sinat used to produce the variable phase puke length corresponds to three-fourths Of the inter- 
signal sin(wt + e )  were derived from the fine binary val between sync Pulses. As @ approaches go", the 
counter 128 having a stable time base, the phase rela- length of the output Pulse approaches the interval be- 
tionship between the counter signals and the sin(wt + 50 tween successive sync Pulses. 
0) zero crossover pulses changes as e changes. In FIG. 6, this situation is illustrated by an example in 
The zero CrOSSOver pulses from the detector 134 are which 0 is indicated as 89.9". When 0 reaches or slightly 
supplied to a digital phase sensing logic circuit or phase exceeds 90", each sin(wt 0) Pulse again coincides 
comparator 136, which compares the phase of the zero with a sync Pulse SO that the Phase comparator output 
crossover pulses with timing or sync pulses supplied by 5 5  pulse is 0. Any further increase in 6 causes a corre- 
a hysteresis circuit 138. It will be seen from FIG. 1 that sponding increase in the length of the phase compara- 
the hysteresis circuit 138 receives its input from the tor output pulse. Such pulse is started by the sin(wt + 0) 
fine counter circuit 128 and also from a fine storage pulse and is terminated by the next following sync 
circuit 140 which develops the fine track 16 and fine pulse. 
track 15 digital output signals. These digital signals are 60 The transition at 90" between the termination of the 
supplied to the final output storage unit 114 to accom- phase comparator output pulse by two different sync 
pany the digital output signals for tracks 5 through 14. pulses may be employed to bring about the change in 
The comparison of the zero crossover pulses, repre- the value of tine digital track 16. This is brought about 
senting sin(ot + e ) ,  with the sync pulses from the hyste- by employing the pulse terminating sync pulse to store 
resis circuit 138 is illustrated in a general way in FIG. 6. 65 the value of the signal from counter L. Such storage 
As will be described in detail presently, the hysteresis takes place in the fine storage unit 140. It will be seen 
circuit 138 produces slight delays in the timing of some that each sync pulse is centered relative to the succes- 
of the sync pulses, but in the initial discussion of FIG. 6 sive half cycles of the L counter pulses. 
e) .  A Or frequency is effect to be described presently. On the other hand, the 
The variable phase has noteworthy into four equal intervals corresponding to phase 
The digital phase sensing logic circuit or 
ing Or signals. The phase e is propor- 136 produces phase comparator output pulses of vari- 
to a 
the frequency of the fine photoce~~ modulation or 
time base provided by the clock and counter pulses, 
interva1 between each sin(wt + e )  pulse and the next 
pulse coincides with a sync pulse so that the length Of 
Output pulse is 
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For the successive sync pulses, the value of the L FIG. 19 correspond to the sync pulses shown in FIGS. 
counter output alternates between 0 and 1. Thus, when 6 and 18. It will be recalled from the discussion of 
the occurrence of a sin(ot + 0) pulse results in the FIGS. 6 and 18 that as 8 increases, the width of the 
selection of the next following sync pulse, a value of 0 phase comparator output pulses increases linearly from 
or 1 is also selected for fine digital track 16. When the 5 0 to a width corresponding to one-fourth of the cycle. 
phase angle 8 advances so that the sin( o t  + 0) pulse The width then abruptly returns to 0. In the ramp signal 
passes one of the sync pulses and thus selects a new of FIG. 18, this variation is translated into a linear 
sync pulse as the next following pulse, the value of fine increase in the analog signal followed by an abrupt 
digital track 16 is changed. Thus, each half cycle of decrease to 0. If the encoder shaft is positioned at ex- 
track 16 corresponds to a change of 90” in 8. 10 actly the transition point between maximum pulse 
The value of fine digital track 15 may also be deter- width and 0 width in the presence of mechanical vibra- 
mined by utilizing the next following sync pulse to store tion or electrical noise, the digital phase comparator 
the then existing value of the K counter signal in the circuit would alternately produce a 0 width pulse and a 
fine storage circuit 140. It will be seen from FIG. 6 that maximum width pulse in the absence of the hysteresis 
two sync pulses occur during each half cycle of the K 15 circuitry. The average DC value of such a pulse train 
counter pulses. Thus, a change of 0 through 180” will would produce a null or 0 output at the analog output 
result in a change in the value of fine binary track 15. terminal. To avoid this undesirable ambiguity, the hys- 
In summary, each sin(ot + 0) pulse presets a bistable teresis circuitry has been provided in the system. The 
device in the phase sensing logic circuit or comparator sync pulse train is separated with logic circuits into two 
136 to a binary one state while also enabling a logic 20 pulse trains. One signal contains pulses centered in 
gate to pass the next following sync pulse. Such sync time relative to the 0, 2, 4, etc. counts of the binary 
pulse as thus selected passes through the gate and re- counter and is labeled “even.” The other signal con- 
sets the bistable device to a binary 0 so as to terminate tains pulses centered on the 1, 3, 5, etc. counts of the 
output pulse, while also estab- binary counter and is labeled “odd.” Both “odd” and 
e digital track 16 by storing the 25 “even” signals have two paths through the time hyste- 
then existing L counter signal in the fine storage circuit resis circuitry 138. One path introduces a small but 
140. The value of fine digital track 15 is also estab- significant time delay, while the other path has no sig- 
lished by storing the then existing value of the K nificant delay. FIG. 19 illustrates the time relationships 
between counter outputs K, L and M and the various 
30 sync or storage pulses. The delayed or not-delayed 
pulses are recombined to form the hysterises circuit 
output pulse train. As to both the digital code output 
and the digital phase output, the decision-making pro- 
cess consists of selecting the next-occuring pulse in the 
35 hysteresis output pulse train. A new “decision” is made 
ramp signal is illus- every 3 1 microseconds. The rule governing the hystere- 
that the value of the sis logic is: a) if the LSD (Track 16) is zero, “even” 
3 linear function of pulses are delayed while “odd” pulses are not delayed; 
s. b) if the LSD is “one”, “even” pulses are not delayed 
d 40 while “odd” pulses are delayed. Track 16 output is an 
indicator of the previously updated condition. The 
“next occurring” storage of sync pulse will always be a 
delayed pulse except for the first time it is selected. 
Thus, the null.points, midway in the linear ramp por- 
45 tions of the analog signal, will have no hysteresis in 
their angular location. 
rval of To recapitulate, the selected “next occurring” hyste- 
length resis output pulse performs two functions: a) it resets a 
signal flip-flop or other bistable device and thereby estab- 
sition. 50 lishes the pulse width of the signal applied to the analog 
logic output circuit 142; b) it updates the digital output word 
by transferring the then-existing binary word in the L 
and K binary counters to the fine storage register 140. 
Note that the hysteresis pulses are located in the cen- 
55 ters of the binary states of the L counter. Thus, transfer 
or storage cannot take place while the binary counter is 
on to .changing state. As described above, the fine digital 
140, outputs for tracks 15 and 16 are produced by means 
to a which ensure that they maintain a fixed relationship to 
rates 60 the analog signal. The remaining coarse digits are cor- 
output storage circuit 114. rected to agree with the fine digital outputs by logically 
ing circuit 148 are also sup- comparing track 15 of the fine group with track 15 of 
rives the coarse group. If these two signals differ in binary 
state, a correction is added to the coarse tracks. 
resis 65 Additional details of the circuits for producing the 
analog output signals are shown in FIGS. 10a and lob. 
As previously mentioned, the analog optical readout 
system employs four photocells 32a-d which are pref- 
ogic 
cuit 138 produces slight delays of some of the sync 
pulsed. This hysteresis effect is illustrated in FIG. 19. It 
will be seen that the hysteresis circuit input pulses of 
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erably of the photovoltaic type but may be of any suit- 
able type. The photocells 32a-d may be connected 
between ground and photocell terminals 160a-d. One 
of the four choppers 124 is connected to each of the 
photocells 124 a-d. The individual terminals 162 are 
designated 162/y, 162/Y, 162/K, and 162/K. As previ- 
ously mentioned, the photocells 32b and 32c may be 
opposite the cosine and sine tracks 346 and 34c on the 
code disk 24, while the photocells 32a and 32d may be 
opposite the clear tracks 34a and 34d. The chopping 
signals applied to the terminal 162/Y may correspond 
to sinwt, while the signals supplied to the terminal 
162/K may correspond to coswt. The signals at the 
terminals 1621y and 162/K are the complements of the 
signals at the terminals 162/Y and 162K. 
The chopped outputs of all four photocells 32a-d are 
brought to a photocell output terminal 164, an output 
resistor 166 being connected between the terminal 164 
and ground. Four separate circuits are associated with 
the photocells 32a-d and the corresponding choppers 
124a-d. All these circuits are alike. Consequently, it 
will suffice to describe the circuit associated with the 
photocell 32a and the chopper 1 2 4 ~ .  
As shown in FIG. loa, a load resistor 168a is con- 
nected across'-the photocell 32a. The values of the 
resistors 1 6 8 ~ 4  are adjusted to achieve the proper 
balance between the outputs of the photocells 32a-d. 
As shown, the resistor 170a is connected between the 
photocell terminal 160a and a line 172a. A resistor 
174u and a coupling capacitor 176a are connected in 
series between the line 172a and the output terminal 
164. 
The illustrated chopper 124a includes a transistor 
178a having its emitter-collector path connected be- 
tween the line 172a and ground. It will be understood 
that the transistor 178a, when it is conductive, effec- 
tively short circuits the output from the photocell 32a. 
The base of the transistor 178a is coupled to the termi- 
nal 162p  by a resistor 180a in parallel with a capacitor 
182a. A return resistor 184u is connected between the 
base and ground. It will be seen that additional balanc- 
ing resistors 186a and b may be connected from the 
photocell terminals 160a and 160b to the photocell 
terminals 160c and 160d, as needed to achieve the 
proper balance between the photocells. 
It will be understood that the clear or DC signak 
from the photocells 32a and 32b are employed to bal- 
ance out the clear or DC components of the cosine and 
sine signals from the photocells 32b and 32c. The chop- 
ping of the clear signals with the complements of the 
chopping signals for the cosine and sine photocells 
makes it possible to achieve this balance. 
The combined photocell signals from the output ter- 
minal 164 are carried to the fine amplifier 130 by a line 
190 which extends between FIGS. 10a and lob. The 
amplifier 130 may be of any suitable construction, but 
in this case utilizes an operational amplifier 192 which 
may be a component of a standard integrated circuit, 
such as type SC9394GH. It will be Seen that the line 
190 is connected to the inverting input of the amplifier 
192. A resistor 194 and a capacitor 196 are connected 
in parallel between the non-inverting input and ground. 
The fine amplifier 130 also includes a feedback resistor 
12 
ciated filter capacitor 212, all connected as shown in 
FIG. lob. 
The fine amplifier 130 also includes a chopping spike 
rejection circuit 216 which is connected to the output 
5 of the operational amplifier 192. In this case, the rejec- 
tion circuit employs a field-effect transistor 218 in a 
gating circuit. Another field-effect transistor is em- 
ployed as a voltage follower. It will be seen that the 
output of the operational amplifier 192 is connected to 
10 the source electrode of the FET 218, while the drain is 
connected through a resistor 222 to the gate of the FET 
220. A filter capacitor 224 is connected between the 
gate and ground. The drain of the FET 220 is con- 
nected to a positive supply lead 226, while the source is 
15 connected through a load resistor 228 to ground. The 
output signal, with the chopping spikes rejected, ap- 
pears at the source electrode of the FET 220. 
The spike rejection signals are derived from the out- 
put of the M counter, to be described in greater detail 
20 presently. Such output is supplied to a terminal 230/M, 
which also appears on FIG. 1 la. The M counter pulses 
are shaped and amplified by a circuit comprising two. 
transistors 232 and 234. It will be seen that a resistor 
236 is connected between the terminal 230/M and the 
25 base of the transistor 232, while another resistor 238 is 
connected between the base and the positive supply 
lead 226. A filter resistor 240 is connected between the 
positive supply lead 226 and a positive supply terminal 
242. A filter capacitor 244 may be connected between 
It will be seen that a diode 246 is connected between 
the collector and the base of the transistor 232. The 
emitter of the transistor 232 is connected to the posi- 
tive supply lead 226. A resistor 248 and a capacitor 250 
35 may be connected in parallel between the collector of 
the transistor 232 and the base of the transistor 234. A 
resister 252 is shown between the base and the emitter, 
which is connected to ground. 
A load resistor 254 is connected between the collec- 
40 tor of the transistor 234 and the positive supply lead 
226. A diode 256 is connected between the collector of 
. the transistor 234 and the gate of the FET 218, to 
transmit the spike rejection pulses to the gate. A resis- 
tor 258 may be connected between the gate and the 
It will be seen from FIG. 10b that the signals from the 
source electrode of the FET 220 are supplied to the low 
pass filter 132, which filters out the harmonic content 
of the pulse type signal and delivers the fundamental 
50 frequency component, which is a sign wave corre- 
sponding to sin (wt + e). In this case, the filter 132 is of 
the active type, utilizing an operational amplifier 260, 
which may be a component of a standard integrated 
circuit, such as type SC9394GH. The construction of 
55 such active filters is well known to those skilled in the 
art. In this case, the filter network 262 is connected 
between the source electrode of the FET 220 and the 
non-inverting input of the amplifier 260. Such filter 
network may comprise a coupling capacitor 264; three 
60 series resistors 266,268 and 270; a shunt resistor 272; 
two shunt capacitors 274 and 276 in parallel with each 
other; and two additional shunt capacitors 278 and 280 
connected in parallel with each other, all connected as 
shown in FIG. lob. A lead 282 is connected between 
30 the supply lead 226 and ground. 
45 source of the FET 218. 
198; a coupling resistor 200 in parallel with a capacitor 65 the output of the amplifier 260 and the inverting input. 
202; a coupling capacitor 204; a positive voltage supply Three capacitors 284, 286 and 288 are connected in 
filter resistor 206; an associated filter capacitor 208; a parallel between the inverting and non-inverting inputs. 
negative voltage supply filter resistor 210; and an asso- The filter 132 also utilizes a coupling capacitor 290; a 
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negative power supply filter resistor 296; and an asso- process has been previously discussed in connection 
ciated filter capacitor 294, all connected as illistrated with FIGS. 6 and 19. The manner in which the hystere- 
in FIG. lob. sis output pulses are generated will be discussed in 
The sinusoidal output from the amplifier 260 is trans- detail presently. In FIG. loa, the hysteresis output 
mitted to a lead 296 by a coupling capacitor 298 and a 5 pulses are supplied to a terminal designated 340/HO. It 
series resistor 300. It will be seen that the lead 296 will be recalled that the hysteresis output pulses are at 
extends between FIG. 10b and FIG. loa. The positive a repetition rate which is four times the repetition rate 
power s~pp ly  lead 226 also extends to FIG. 10a from of the zero crossing pulses. The phase comparator 136 
FIG. 10b. A negative power supply lead 302 is con- produces variable width output pulses which corre- 
nected to the junction between the resistor 296 and the 10 spond in width to the time interval between each zero 
capacitor 294 and is arranged to extend between FIGS. crossing pulse and the next occurring hysteresis pulse. 
10b and 10a. Such next occurring pulse is also employed to actuate 
As shown in FIG. loa, the sine wave signal represent- the fine storage register circuit 140. 
ing sin(o t + 0 )  is supplied to the zero crossing detector The phase comparator 136 preferably utilizes a bista- 
134 which develops spike type pulses corresponding to 15 ble device which is set to a new state by each zero 
the positive-going zero crossings of the sine wave sig- crossing pulse, and then is cleared to its initial state by 
nal. The zero crossing detector 134 may comprise a the next occurring hysteresis pulse. In the illustrative 
high gain amplifier which may utilize an operational arrangement of FIG. loa, the bistable device is pro- 
amplifier component 304 derived from a standard inte- vided by 2 NAND gates 342 and 344 which are con- 
grated circuit, such as type SC9394GW. As shown, the 20 nected in a regenerative loop to produce the bistable 
signal lead 296 is connected to the inverting input of effect. The output of the NAND gate 338 is connected 
the amplifier 304. A resistor 306 is connected between to one input of the gate 342. The other input of the gate 
the inverting and non-inverting inputs. A resistor 308 in 342 is connected to the output of the gate 344. The 
parallel with a capacitor 310 may be connected be- output of the gate 3%2 is connected to one input of the 
tween the non-inverting input and ground. The ampli- 25 gate 344. The other input of the gate 344 is adapted to 
fier 304 may also utilize a feedback resistor 312, a receive the hysteresis output pulse from a device which 
coupling capacitor 314 in parallel with a resistor 316, selects the next occurring hysteresis pulse. 
and a capacitor 318, all connected as shown in FIG. As illustrated in FIG. loa, such selector device takes 
loa. Additional details of the integrated circuit of the the form of a one-shot device 346, which may be de- 
type represented by the amplifier 304 are shown in 30 rived from a standard integrated circuit, such as type 
SNH54121.9, additiona! details of which are shown in 
signal from the amplifier 304 is essen- FIG. 12. This particular one-shot 346 has two enabling 
tially a square wave, balanced to ground, with zero inputs designated A1 and A2. The hysteresis output 
crossings corresponding to those of the sine wave input. terminal 340/HO is connected to the first enabling 
A direct current component is preferably introduced to 35 input AI. The second enabling input A2 is supplied 
convert the balanced square wave to a square wave with a signal derived from the output of the gate 344, 
which is unbalanced with respect to graund. This may but transmitted through another NAND gate 348 
be brought about by providing a resistor 320 and a which provides an inverted or complemented signal. 
diode 322, connected in series across the output of the At the output of the gate 338, each zero crossing 
amplifier 304. The positively polarized square wave is 40 pulse is negative going. Such pulse drives the output of 
developed across the diode 322. the gate 3%2 to a one state. Accordingly, the output of 
In this case, the unbalanced square wave across the the gate 344 is driven to zero state. This zero pulse is 
diode 322 is inverted by suitable means, illustrated as a applied to the second input of the gate 342 and has the 
NAND gate 324. The signal is again inverted, prefer- effect of setting or latching the bistable circuit, with the 
ably by another NAND gate 326 which acts as a buffer. 45 output of the gate 342 in a one state, and the output of 
The NAND gates 324 and 326 may be derived from a the gate 344 in a zero state. The gate 348 produces 
standard integrated circuit, such as type SMH54LOOT. inversion and thus provides an output state of one, 
To provide spike type pulses, the square wave from which is applied to the second enabling input of the 
the output of the gate 326 is differentiated by a capaci- one-shot 346. In this way, the one-shot 346 is enabled 
tor 328 in series with a resistor 330. The spike type 50 to be fired by the next hysteresis pulse. 
pulses are applied to the base of a transistor 332 which It will be seen that the a output of the one-shot 346 
amplifies the positive pulses and clips off the negative is connected to the second input of the gate 344. Ini- 
A load resistor 334 is connected between a tially, the a output is in a one state. Whenthe next 
power supply lead 336 and the collector of the hysteresis pulse firm the one-shot 346, the Q output 
transistor 332, the emitter being grounded. The spike 55 goes to zero, which has the effect of driving the output 
type pulses represent the positive going zero crossings of the gate 344 to one. Accordingly, the output of the 
of the sine wave signal sin(@ t + e) .  It will be recalled gate 342 is driven to zero. Thus, the firing of the one- 
that these zero crossing pulses are shown in the last shot 346 by the hysteresis output pulse resets gates 342 
wave form diagram of FIG. 5 and several of the wave and 344 to their initial states. The one at the output of 
form diagrams of FIG. 6. It is preferred to feed the zero 60 the gate 344 causes the gate 348 to produce a zero at 
crossing pulses to the next circuit through a NAND the second enabling input of the one-shot 346. This 
gate 338 which acts as a buffer. zero input inhibits the one-shot 346 so that it will not be 
The zero crossing pulses are supplied to the phase fired by any subsequent hysteresis output pulse, until 
comparator 136, which is also designated the digital the next zero crossing pulse occurs. 
phase sensing logic circuit in FIG. 1. It will be recalled 65 The phase comparator output pulses of variable 
that the phase comparator 136 compares the phase width occur at the output of the gate 342. In this case, 
angle of the zero crossing pulses with the time base another NAND gate 352 is connected to the output of 
provided by the hysteresis output or sync pulses. This the gate 342 to provide inverted output pulses of vari- 
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able width at the output of the gate 352. Such output is 
connected to a lead 354 which extends between FIGS. 
10a and l ob .  
It  will be seen from FIG. 10a that a resistor 356 and 
a capacitor 358 are connected to the one-shot 346. The 
selected hysteresis pulse, which is the next occurring 
pulse after each zero crossing pulse, appears at Q and 0 
outputs of the one-shot 346. The Q output is connected 
to a terminal designated 360/SO, which also appears on 
FIG. l l b .  The positive going pulses at this terminal are 
employed to operate the fine storage circuit 140. The a 
output of the one-shot 346 is connected to a terminal 
designated 362/SD, which also appears on FIG. l la .  
The pulses at this terminal are employed to trigger the 
final output storage drive circuit 150. 
output of the one-shot 346 is also connected 
to the input of a NAND gate 364 which provides an 
inverted output, connected to a terminal designated 
366/CD, which also appears in FIG. l la .  The pulses at 
this terminal are employed to operate the circuits 
which drive the choppers 36 for the coarse photocell 
28. 
The variable width output pulses from the phase 
comparator 136 of FIG. 10a are supplied to the integra- 
tor 142, shown in FIG. 1Qb. In this case, the integrator 
142 is in the form of an active low pass filter using an 
operational amplifier 370, which may be derived from 
a standard integrated circuit, such as type SC9393LH, 
shown in greater detail in FIG. 16. A transistor 372 is 
also employed in the low pass filter circuit. It will be 
seen that a resistor 374 is connected between the signal 
lead 354 and the base of the transistor 372. Another 
resistor 376 is connected between the base and a posi- 
tive voltage supply lead 378. A filter resister 380 may 
be connected between the lead 378 and a positive 
power supply terminal 382. A filter capacitor 384 is 
preferably connected between the supply lead 378 and 
ground. 
The emitter of the transistor 372 is connected to the 
positive supply lead 378, while the collector is con- 
nected to ground through a load resistor 386. Filter 
resistors 388 and 390 are connected between the col- 
lector and inverting input of the amplifier 370. A filter 
capacitor 392 may be connected to ground from the 
junction between the resistors 388 and 390. 
An initial null or balance at the inputs to the ampli- 
fier 370 may be provided by a series of resistors, includ- 
ing resistors 394 and 396 connected in series between 
the positive supply lead 378 and the non-inverting 
input of the amplifier 370. Another resistor 398 is con- 
nected between the non-inverting input and ground. 
The values of the resistors 394 and 396 may be ad- 
justed to achieve the desired null. 
The 
16 
482. An analog ramp signal of the type shown in FIG. 
2 appears across the capacitor 482 when the encoder 
shaft is rotated. 
This ramp signal is preferably supplied to the buffer 
5 amplifier 144 which provides the final analog output 
signal at  the output terminal 146. In this case, the buf- 
fer amplifier 144 is in the form of a voltage follower 
utilizing an operational amplifier 484 which may be 
derived from a standard integrated circuit, such as 
10 SC9393LW. The ramp signal is supplied to the non- 
inverting input of the amplifier 484. A feedback lead 
486 may be connected between the output and the 
inverting input of the amplifier 484. It will be seen that 
the amplifier 484 also utilizes a compensating capacitor 
15 488 and another coupling capacitor 490 in series with 
the resistor 492, connected as shown in FIG. lob. A 
resistor 494 may be connected between the output of 
the amplifier 484 and the output terminal 146. 
As previously indicated in connection with FIG. loa, 
20 the terminal 366/CD appears in both FIGS. 10a and 
l la .  It will be seen from FIG. l l a  that the pulses for 
controlling the coarse photocell drive are transmitted 
from the terminal 366/CD to the coarse chopper drive 
circuit 152, which is illustrated as utilizing a transistor 
25 498 and several NAND gates 500, 502, 504, and 506. 
The width of the pulses supplied to the transistor 498 is 
adjusted by providing a capacitor 508 between the 
terminal 360/CD and the base of the transistor 498, 
while connecting a resistor 510 between the base and a 
30 positive power supply terminal 512. A load resister 514 
may be connected between the power supply terminal 
512 and the collector of the transistor 498, while the 
emitter is connected to ground. 
The output pulses from the collector of the transistor 
35 498 are supplied to the gate 500 which acts as an in- 
verter. The output of the gate 500 is connected to the 
inputs of the gates 502,504 and 506. It will be seen that 
the outputs of the gates 502, 504 and 506 are con- 
nected to the chopper terminals 56/CP1, 56/CP2 and 
40 §6/CP3, which appear on both FIG. l l a  and FIG. 8. 
The pulses at these terminals are supplied to the coarse 
. photocell choppers 26, as previously described in con- 
nection with FIG. 8. 
FIG. l l a  also illustrates the circuits which may be 
45 employed for generating the fine photocell chopping 
pulses, the hysteresis or sync output pulses, and the 
final storage pulses. As previously indicated in connec- 
tion with FIG. 1, the basic source of the various timing 
pulses is the oscillator 122, which is illustrated as utiliz- 
50 ing a piezoelectric crystal 510 to stabilize the frequency 
of the signals generated by the oscillator. The illus- 
trated oscillator 122 employs an operational amplifier 
512 which may be derived from a standard integrated 
" The active low pass filter or integrator 142 may also circuit, such &type SC93946H. It will be seen that the 
include a feedback network 400 connected between 55 crystal 510 is connected between the output and the 
the output and the inverting input of the amplifier 370. non-inverting input of the amplifier 512. The oscillator 
The illustrated network 400 includes a capacitor 402 122 also utilizes input resistors 514 and 516 connected 
between the output and the inverting input, and also a to the two inputs; a small capacitor 518 connected 
T-section, including series resistors 404 and 406 and a across the crystal 510; a feedback resistor 520; a capac- 
shunt capacitor 408, all connected as shown in FIG. 60 itor 522; positive and negative voltage supply filter 
lob. resistors 524 and 526; and the associated filter capaci- 
The active low pass filter 142 may also utilize a cou- tors 528 and 530, all connected as shown in FIG. 1 la. 
pling capacitor 410, another coupling capacitor 412 in The oscillator 122 is preferably followed by an ampli- 
series with a resistor 414, a power supply filter resistor fier 532 which is illustrated as utilizing a transistor 534, 
476, and an associated filter capacitor 478, all con- 65 having its base connected to the output of the amplifier 
nected as shown in FIG. lob.  Another low pass filter 512 by a resistor 536. Another resister 538 is con- 
section is connected to the output of the amplifier 370, nected between the base and the emitter, which is 
including a resistor 480 in series with the capacitor grounded. As shown, a resistor 540 is connected be- 
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tween a positive voltage supply terminal 542 and the 
collector of the transistor 534. It will be understood 
that the transistor 534 amplifies and clips the positive 
half cycles of the oscillator output, while clipping the 
negative half cycles. 
The pulse type oscillator output signals from the 
transistor 532 are supplied to a counter 544, which 
divides the frequency of the pulses by two and thus 
supplies square wave output pulses at one-half the os- 
cillator frequency. In this case, the counter 544 is in the 
form of a J-K flip-flop, which may be derived from a 
standard integrated circuit, such as type SNH54L73T. 
The counter 544 constitutes the first stage of the fine 
counter circuit 128, referred to in connection with FIG. 
1. As shown in FIG. 1 la, the counter circuit 128 prefer- 
ably comprises three additional counters, designated 
546M, 546L and 546K, which produces the M, L and K 
counter pulses, previously referred to. As shown, each 
of the counters 546M, L and K is in the form of a J-K 
flip-flop, which may also be derived from a standard 
integrated circuit, such as SNH54L73T. The output of 
the counter 544 is connected to the clock input of the 
counter 546111. A system of gates is preferably em- 
ployed between the successive counters 546111, L and 
K. Thus, the QM output of the counter 546 is con- 
nected to one input of a NAND gate 548. The other 
inputs of the gate 548 are supplied with pulses derived 
from the output of the counter 544, such pulses being 
transmitted through successive NAND gates 550 and 
552. The gate 550 acts as an inverter, while the gate 
552 serves as a driver, while also providing inversion. 
Still another NAND gate 554 is connected between the 
output of the gate 548 and the clock input of the 
counter 546L. The gate 534 acts as an inverter. 
As shown in FIG. l la ,  the QL output of the counter 
546L is connected to one of the inputs of a NAND gate 
556. Another NAND gate 558 is connected between 
the output of the gate 556 and the clock input of the 
counter 546K. The gate 558 provides inversion. The 
second input of the gate 556 is connected to the QM 
output of the counter 546M. As shown, the third input 
of the gate 556 is connected to the output of the gate 
552. 
It has already been indicated in connection with 
FIGS. 6 and 19 thatthe sync pulses which are supplied 
to the hysteresis circuit 138 are at the same repetition 
rate as the M pulses. In the circuit of FIG. l la ,  these 
sync Dulses are produced by connecting the QM output 
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scribed in connection with FIG. loa, theshopper drive 
terminals are designated 162/Y, 162/Y, 162/K and 
162/K, these terminals being shown on both FIGS. 10a 
and l la .  It will be seen that the QK output of the 
5 counter 546K is connected to the input of a gate 580 
having its output connected to the terminal 162/K. The 
gate 580 provides inversion and acts as a buffer. Simi- 
larly, the QK output of the counter 546K is connected 
to the input of a gate 582 having its output connected 
10 to the terminal 162/K. Thus, the signals at the terminals 
162/K and 162/K are square waves corresponding to 
the K and 'F; counter pulses. 
The Y and Y signals are produced by a series of logic 
devices, including-NAND gate 584 having its inputs 
15 connected to the QL output of the counter 546L and 
theQM output of the counter 546M. The output of the 
gate 584 is supplied to the input of a NAND gate 586 
which produces inversion. It will be seen that the out- 
put of the gate 586 is connected to one input of a 
20 NAND gate 588 having its other input connected to the 
QK output of the counter 546K. The output of the gate 
588 is connected to one input of a NAND gate 590. 
The other input of the gate 590 is connected to the 
output of a NAND gate 592 having one input con- 
25 nected to the output of the gate 584. The other input of 
the gate 592 is connected to the QK output of the 
counter 546K. 
The output of the gate 590 is preErably connected to 
the input of a storage register 594, illustrated as a flip- 
30 flop, which may be derived from a standard integrated 
circuit, such as type SNH54L74T. The clock input of 
the register 594 is connected to the output of the gate 
550, which provides inverted pulses corresponding to 
the outputs of the first counter 544. These clock 
The Q and a outputs of the register 594 are prefer- 
ably connected to the inputs of gates 596 and 598, 
acting as inverters and buffers. The output of the 
NAND gate 596 is connected to the terminal 162/Y, 
40 while the output of the gate 598 is connected to the 
terminal 162/Y. The general wave form of the Y , P ,  K 
and 
The details of the final output storage drive circuit 
150, previously referred to in connection with FIG. 1, 
45 are shown in FIGS. l l a  and Ilb.  The storage drive 
input pulses for the drive circuit 150 are derived from 
the terminal 362/SD, previously mentioned in connec- 
tion with FIG. loa. As shown in FIG. l la ,  these stor- 
35 pulses may be designated N pulses. 
pulses is indicated in FIG. 5. 
df the counter 546M to onk input of aNAND gate 560 age drive pulses are supplied to the input of a NAND 
which provides inversion and acts as a driver. The out- 50 gate 602, which acts as an inverter and a buffer. The 
put of the gate 560 is supplied to a differentiator 562, pulses are delayed slightly by a circuit connected to the 
comprising a capacitor 564 connected in series with a output of the gate 602, such circuit comprising a capac- 
resistor 566, which is connected to a positive power itor 604 in series with a resistor 606, which is returned 
supply terminal 568. The junction between the capaci- to the positive voltage supply terminal 542, previously 
tor 564 and the resistor 556 is connected to the base of 55 mentioned. The base of the transistor 608 is connected 
a transistor 570. A load resistor 572 is preferably con- to the junction between the capacitor 604 and the 
nected between the collector and the power supply resistor 606. As shown, a load resistor 610 is connected 
terminal 568, while the emitter of of a transistor 570 is between the collector and the voltage supply terminal 
grounded. The spike type sync pulses are supplied to a 542, while the emitter of the transistor 608 is grounded. 
lead 574 which is connected to the collector of the 60 The collector of the transistor 608 is preferably con- 
transistor 570. The lead 574 extends between FIGS. nected to the input of a NAND gate 612 which acts as 
l l a  and 11 b. The processing of the sync pulses in the an inverter and buffer. The output of the gate 612 is 
hysteresis circuit 138 will be described in connection connected to a lead 614 which extends between FIGS. 
with FIG. l l b .  1 la and 1 lb.  A positive voltage supply lead 616, con- 
As previously indicated in connection with FIG. 1, 65 nected to the terminal 542, also extends between FIGS. 
the pulses from the fine counter circuit 128 are em- l l a  and l l b .  
ployed to operate the fine chopper drive circuit 126, In FIG. l l b ,  the lead 614 is connected to the input of 
the details of which are shown in FIG. l la .  As de- a NAND gate 618 which also acts as an inverter. The 
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output of the gate 618 is connected to a differentiator 
circuit 620 which regulates the duration of the storage 
drive pulses. Such circuit 620 comprises a capacitor 
622 in series with a resistor 624, returned to the posi- 
tive voltage supply lead 616. The junction between the 
capacitor 622 and the resistor 624 may be connected to 
the base of a transistor 626 having its emitter grounded. 
A load resister 628 may be connected between the 
collector of the transistor 626 and the voltage supply 
lead 616. 
The storage drive pulses from the collector of the 
transistor 626 are supplied to the input of a NAND gate 
630, which acts as an inverter. The output of the gate 
630 is preferably supplied to the inputs of three NAND 
gates 632, 634 and 636, which serve as final output 
drivers and buffers. It will be seen that the outputs of 
the gates 632, 634 and 636 are connected to the final 
storage drive terminals 120/S2, 120/S3 and 120/S4, 
previously mentioned in connection with FIG. 9. 
The details of the fine storage circuit 140, previously 
noted in connection with FIG. 1, are shown in FIG. 
l l b .  This circuit 140 preferably utilizes two storage 
registers which may take the form of flip-flops 640 and 
642. As before, these flip-flops may be derived from 
standard integrated circuits, such as type SNH54L74T. 
It will be seen that the inputs of these flip-flops are 
connected to the QL and QK outputs of the counters 
546L and 546B. The clock inputs of the flip-flops 640 
and 642 receive storage pulses from the terminal 
360/SO, previously mentioned in connection with FIG. 
loa. These storage pulses update the register flip-flops 
640 and 642 periodically, as previously discussed. 
The Q outputs of the registers 640 and 642 provide 
the digital values of fine tracks 16 and 15. The Q output 
of the register 642 is ' connected to the terminal 
112/15F, previously referred to in connection with 
FIG. 9. This terminal transmits the fine digital value of 
track 15F to the digital correction circuit 44, so that 
the final output values for digital tracks 5 through 14 
will be synchronized with tracks 15 and 16. 
The values for tracks 16 and 15 are stored in final 
storage registers 644 and 646, which may be flip-flops 
derived from a standard integrated circuit, such as type 
SNH54L74T. The inputs of the flip-flops 644 and 646 
are connected to the Q outputs of the registers 640 and 
642, and thus are supplied with the digital values for 
tracks 16 and 15. The clock inputs of the registers 644 
and 646 are connected to the storage drive terminal 
120/S1, so as to receive the final storage drive pulses, 
which are delayed slightly, to allow sufficient time for 
the completion of the functions of the fine storage 
circuit 140 and the correction circuit 44. It will be seen 
that the 0 outputs of the registers 644 and 646 are 
connected to the inputs of gates 648 and 650 which act 
as inverters and buffers. The outputs of the gates 648 
and 650 are connected to the final output terminals 
652/16 and 652/15 for binary tracks 16 and 15. These 
terminals also appear in FIG. 1. 
FIG. l l b  shows the details of the hysteresis circuit 
138, previously referred to in connection with FIGS. 1 
and 19. The sync pulses at the repetition rate of the M 
counter pulses are received from the transistor 570 of 
FIG. 11A along the lead 574. The odd and even sync 
pulses are separated by a logic circuit 654 involving 
two NAND gates 656 and 658. One input of each of 
these gates is connected to the lead 574 to receive the 
sync pulses which are identified as the hysteresis circuit 
input pulses in FIG. 19. The other inputs of the gates 
20 
656 and 658 are connected to the QL and C L  outputs 
of the counter 546L. When the value of L is one, the 
gate 656 is enabled, so that the gate transmits the odd 
pulses, which occur when L is one, as shown in FIG. 19. 
When L is zero, C L  is one, so that the gate 658 is en- 
abled to transmit the even pulses, which occur when L 
is zero, as will be evident from FIG. 19. Additional 
NAND gates 660 and 662 are connected to the outputs 
of the gates 656 and 658 to serve as inverters. 
The hysteresis circuit 138 includes another logic 
circuit 664 which determines whether or not the odd 
and even pulses will be delayed to produce the hystere- 
sis effect. The circuit 664 includes NAND gates 666 
and 668, each of which is supplied with the odd pulses 
from the output of the gate 660. The even pulses from 
the output of the gate 662 are supplied to the NAND 
gates 670 and 672. The enabling signals for the gates 
666,668,670 and 672 are obtained from the Q and 0 
outputs of the fine storage register 640 for track 16. 
20 Thus, the Q output is connected to the enabling inputs 
of the gates 666 and 672, while the a output is con- 
nected to the enabling inputs of the gates 668 and 670. ' 
When the binary value of track 16 is one, Q is one and 
25 the gates 666 and 672 are enabled. When the binary 
value of track 16 is zero, a is one, so that the gates 668 
and 670 are enabled, the gates 666 and 672 being dis- 
abled. 
The logic circuit 664 of the hysteresis device 138 also 
30 includes delay and non-delay channels 676 and 678. 
The channel 676 with delay includes a NAND gate 680 
having its inputs connected to the outputs of the gates 
666 and 670. The delay is produced by a capacitor 682 
connected between the output of the gate 680 and 
35 ground. Another NAND gate 684 is connected to the 
output of the gate 680 to act as an inverter and a buffer. 
The channel 678 without delay includes a NAND 
gate 686 having its inputs connected to the outputs of 
the gates 668 and 672. Another NAND gate 688 is 
40 connected to the output of the gate 686 to act as an 
inverter and a buffer. 
The outputs of the channels 676 and 678 are com- 
bined, preferably by a NAND gate 690 having its inputs 
connected to  the outputs of the gates 684 and 688. A 
45 buffer is provided by another NAND gate 692 con- 
nected between the output of the gate 690 and the 
hysteresis output terminal 340/HO, also appearing in 
FIG. loa, as previously discussed. 
Each of the odd pulses is transmitted through the 
50 gates 656 and 660 to the gates 666 and 668. If the 
binary value of track 16 is one, the odd pulse is trans- 
mitted through the gate 666 so that the odd pulse trav- 
els through the gates 680 and 684 of the delay channel 
676, and then through the gates 690 and 692 to the 
55 output terminal 340/HO. Thus, the odd pulse is delayed 
if the track 16 value is one. If the track 16 value is zero, 
the odd pulse is transmitted by the gates 668,686,688, 
690 and 692, and is not delayed. 
Each of the even pulses is transmitted by the gates 
60 658 and 662 to the gates 670 and 672. If the track 16 
value is one, the even pulse is transmitted by the gate 
672 to the gates 686 and 688 of the non-delay channel 
678, so that the even pulse is not delayed. If the track 
16 value is zero, the gate 670 transmits the even pulse 
65 to the gates 680 and 684 of the delay channel 676 so 
that the even pulse is delayed. In either case, the even 
pulse is transmitted by the gates 690 and 692 to the 
hysteresis output terminal 340/HO. 
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It will be recalled from the previous discussion of the The present encoder has several noteworthy advan- 
phase sensing logic circuit or comparator 136, shown in tages. Thus, the slope of the analog signal, i.e., the 
FIGS. 1 and loa, that this circuit selects the next occur- amplitude at any angular position is independcnt of 
ring hysteresis output pulse to terminate the variable light output, which may change due to lamp voltage 
width phase comparator output pulse which has been 5 variations and lamp ageing. This is in contrast to a 
started by one of the zero crossing pulses which indi- simple, optically-shaped photocell signal which is very 
cate the phase of sin( wt + 8). This process is illustrated dependent upon light output. 
in FIGS. 6 and 19. The selected purse is utilized as the The abrupt change in the analog signal is exactly 
storage pulse which updates the fine storage registers coincident (in angle) with the edges of digital output 
440 and 642, so as to cause them to store the then- l o  track 16 and thus with the digital code generally as a 
existing values of counters L and K. These values are result of utilizing the phase variable signal and hystere- 
used as the binary values for tracks 16 and 15. The sis signal to produce both the analog and digital out- 
operation of the hysteresis circuit 138 has the effect puts. This is an advantage not normally achievable 
that the next occurring pulse, selected as the storage because perfect optical alignment of independent sig- 
pulse by the phase sensing circuit or comparator 136, is l 5  nals would normally be required; e.g. if a simple D-C 
always a delayed pulse, while the preceding hysteresis amplified photocell signal were used as the analog 
pulse is always a non-delayed pulse. With the changing ramp. 
of the phase angle 8, due to the rotation of the encoder The null points of the analog signal are independent 
shaft, the zero crossing pulse may approach the next 2O of the supply voltage as well as the lamp intensity. 
occurring hysteresis pulse, which is then a delayed Since the analog signal is developed by an integrating 
pulse. However, once the zero crossing pulse moves process, random noise tends to be averaged out, Le., 
past such hysteresis pulse, it becomes a non-delayed the analog signal is inherently a low noise signal. 
pulse so that minor disturbances such as vibration or 
noise cannot readily cause the zero crossing pulse to 25 
move back past such hysteresis pulse. Thus, the ambi- 
guity which might otherwise be caused by such vibra- 
tion or noise is substantially eliminated. 
Whenever the variable phase zero crossing pulse 
moves past the next occurring hysteresis pulse, a new 3O 
next occurring pulse is selected by the phase compara- 
tor 136 and becomes the newly selected storage pulse 
to trigger the fine storage register 640 for track 16. 
Such newly selected storage pulse differs in phase by 
approximately 90” from the previously selected storage 35 
pulse. Accordingly, the newly selected storage pulse 
always causes a change in the binary value of track 16. 
Such change in binary value causes the hysteresis cir- 
cuit 138 to delay the subsequent storage pulses by a 
small amount, while terminating the delay formerly 40 
imposed upon the previously selected storage pulse. 
In the above discussion, the terms next occurring 
pulse and storage pulse are used in the singular, for 
clarity of explanation, but each term refers to a set of 
repetitive pulses occurring in a particular phase rela- 45 
tionship to the time base. When a new set of the hyste- 
resis pulses is selected as the next occurring set, due to 
a change in the phase of the zero crossing pulses, the 
first pulse in such set is not delayed, but it changes the 
binary value of track 16 so that all subsequent pulses of 50 
the set are delayed by the hysteresis circuit 138. When 
a particular set of the hysteresis pulses is no longer 
selected, such set is changed from a delayed set to a 
non-delayed set by the accompanying change in the 
binary value of track 16. Thus, the pulses of the se- 55 
Iected set, after the first such pulse, are delayed, while 
the pulses of the previously selected set, after the first 
such pulse, are not delayed. 
When any of the chopper drive signals K, K, Y and 
(FIG. 5)  are in the low (binary zero) condition, the 60 
associated chopper transistor 178 is non-shorted and 
the associated photocell signal contributes to the fine 
amplifier signal. In each quadrant of these modulating 
signals, two of the four photocell signals are contribut- 
ing to the fine amplifier input. 
The filter 132 used in this system introduces a 135” 
phase shift in addition to selecting the fundamental 
frequency component of the “Rejected Output” signal. 
65 
I claim: 
1. An encoder, 
comprising a movable code member, 
a timing signal source, 
modulating means for translating any movement of 
said code member into variations in the phase of a 
timing signal derived from said source, 
synchronizing means for producing a sync signal 
derived from said source, 
phase comparator means for producing phase com- 
parator output pulses at a constant repetition rate 
and varying in width in accordance with the phase 
difference between said variable phase timing sig- 
nal and said sync signal, 
the width of said comparator pulses being a direct 
indication of the position of said code member, 
and analog output means for producing an analog 
output signal having a magnitude corresponding 
directly to the width of said comparator pulses 
whereby the magnitude of said output signal is a 
direct indication of the position of said code mem- 
ber. 
2. An encoder according to claim 1, 
in which said analog output means includes integrat- 
ing means for receiving and integrating said vari- 
able width comparator pulses. 
3. An encoder according to claim 1, 
in which said synchronizing means constitutes means 
for producing a sync signal at a frequency which is 
a multiple of the frequency of the variable phase 
timing signal. 
4. An encoder according to claim 1, 
in which said modulating means constitutes means 
for producing the variable phase timing signal in 
the form of a variable phase pulse, 
said synchronizing means constituting means for pro- 
ducing the sync signal in the form of a sync pulse, 
said phase comparator means comprising means for 
causing said variable phase pulse to initiate each 
phase comparator output pulse while causing said 
sync pulse to terminate each phase comparator 
output pulse. 
5. An encoder, 
comprising a movable code member, 
a timing signal source, 
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modulating means for translating any movement of 
said code member into variations in the phase of a 
timing signal derived from said source, 
synchronizing means for producing a sync signal 
derived from said source, 
and phase comparator means for producing phase 
comparator output pulses varying in width in ac- 
cordance with the phase difference between said 
variable phase timing signal and said sync signal, 
the width of said comparator pulses being an indica- 
tion of the position of said code member, 
said modulating means comprising means for produc- 
ing the variable phase timing signal in the form of a 
variable phase pulse, 
said synchronizing means comprising means for pro- 15 
ducing the sync signal in the form of a train of sync 
pulses at a repetition rate which is a multiple of the 
repetition rate of the variable phase pulse, 
causing said variable phase pulse to initiate each 20 
phase comparator output pulse, 
and means for selecting the next occurring sync pulse 
after each variable phase pulse and causing said 
next ocurring sync pulse to terminate each phase 25 
comparator output pulse. 
means for converting said variable phase signal into a 
train of variable phase pulses, 
sync pulse means for producing a train of sync pulses 
derived from said signal source at a repetition rate 
which is a multiple of the repetition rate of the 
variable phase pulses, 
and phase comparator means for producing a vari- 
able width output pulse corresponding in width to 
the difference in phase between said variable phase 
pulses and said sync pulses, 
said phase comparator means including means for 
causing each variable phase pulse to initiate a vari- 
able width output pulse, 
said phase comparator means comprising means for 
selecting the next occurring sync pulse and causing 
said next occurring sync pulse to terminate the 
variable width output pulse. 
5 
11. An encoder according to claim 10, 
said phase comprising for including binary signal means for producing a square 
wave binary signal having a repetition rate related 
to the repetition rate of the sync pulses, 
Operable by the next Occurring 
pulse selected by said phase comparator means for 
storing the then existing value of said binary signal 
to produce a binary code output signal. 
and 
12. An encoder according to claim 11, 
in which said binary signal means constitutes means 
for producing a binary signal at one-half the repeti- 
tion rate of said sync signals. 
6. An encoder according to claim 5, 
in which said timing signal source includes counter 
means for producing a counter pulse related in 
repetition rate to said sync pulse, 
said encoder including storage means operable by the 
next occurring sync pulse selected by said phase 
comparator means and connected to said counter 
means for storing the then existing value of said 
30 13. An encoder according to claim 11, 
in which said binary signal means constitutes means 
for producing a binary signal at one-fourth the 
repetition rate of said sync pulses. 
14. An encoder according to claim 11, l 
counter pulse to provide a digital Output signal' 35 including hysteresis means for causing a slight delay 
of certain of said sync pulses. 7. An encoder according to claim 6, 
including hysteresis means for producing a slight 
phase comparator means while withholding any 
delay of the preceding sync pulse. 
8. An encoder according to claim 7,  
including means responsive to the digital value stored 
in said storage means for controlling the produc- 
tion of such delay by said hysteresis means. 
15, An encoder according to claim 
Of each next Occurring Pulse selected said including hysteresis means for causing a slight delay 
of the next occurring sync pulse selected by said 
phase comparator means while obviating any delay 
of the sync pulses preceding said next occurring 
pulse. 
40 
16. 
including means operable by the binary value stored 
in said storage means for controlling the produc- 
tion of the delay by said hysteresis means. 
encoder according to claim 15, 
9. An encoder, 
comprising a movable code member, 
a timing source, 
modulating means for translating any mOvm~ent of 
said code member into variations in the phase of a 
timing signa2 derived from said source, 50 even pulses, 
sYnc11ronizing means for Producing a sync signal 
derived from said source, 
and phase comparator means for producing phase 
comparator output pulses varying in width in ac- 
cordance with the phase difference between said 5 5  
variable phase timing signal and said sync signal, 
the width of said comparator pulses being an indica- 
ton of the position of said code member, 
45 
17. An encoder according to claim 15, 
in which said hysteresis means includes a selection 
device for separating the sync pulses into odd and 
said hysteresis means including means operable in 
response to the binary value stored in said storage 
means for causing a delay of any odd pulse which is 
selected as the next occurring pulse by said phase 
comparator means while obviating any delay of the 
preceding even pulse, 
said last-mentioned means being effective to delay 
any even pulse which is selected as the next occur- 
ring pulse by said phase comparator means while 
obviating any delay of the preceding odd pulse. 
18. An encoder according to claim 1, 
including integrating means for converting said vari- 
able width phase comparator output pulses into a 
ramp signal having a magnitude which indicates the 
position of said code member. 
, 
I said modulating means including 
10. An encoder, 
comprising a movable code member, 
a signal source having a stable frequency, 
modulating means for translating any movement of 
said code member into a variable phase signal de- 
rived from said signal source, 
the phase of said variable phase signal being varied in 
accordance with any movement of said code mem- 
ber, 
60 
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19. An encoder according to claim 1, 
including low pass filter means for converting said 
variable width phase comparator output pulses into 
3,976,997 
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a ramp signal having a magnitude which indicates 
the position of said code member. 
20. An encoder according to claim 1, 
in which said phase comparator means includes a 
bistable device for producing said phase compara- 
tor output pulses, 
said bistable device being operable between first and 
second states by said variable phase timing signal 
and being operable between said second and first 
states by said sync signal. 
21. An encoder according to claim 20, 
including a gate device operable by said bistable 
device for selecting the next occurring sync signal, 
said gate device being enabled in response to the 
switching of said bistable device to said second 
state, 
said gate device thereafter being operative to trans- 
mit the next occurring sync signal to said bistable 
device to restore said bistable device to said first 
state, 
the switching of said bistable device to said first state 
being operative to inhibit said gate device. 
22. An encoder according to claim 6, 
including digital encoder means for producing a set 
of digital signals which are more significant than 
said digital output signal produced by said storage 
means, 
and means for correcting said more significant digital 
signals to agree precisely with said digital output 
signal from said storage means. 
23. An encoder according to claim 10, 
in which said phase comparator means includes a 
bistable device for producing said variable width 
output pulse, 
said bistable device being operable to switch between 
first and second states in response to each variable 
phase pulse to initiate the variable width output 
pulse, 
I 
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said bistable device being operable to switch back to 
said first state in response to the next occuring sync 
pulse to terminate the variable width output pulse. 
24. An encoder according to claim 23, 
including a gate device connected to said bistable 
device for selecting the next occurring sync pulse, 
said gate device being enabled by the switching of 
said bistable device to said second state, 
said gate device thereafter being operative to trans- 
mit the next occurring pulse to said bistable device 
so as to switch said bistable device to said first 
state, 
the switching of said bistable device to said first state 
being operative to inhibit said gate device. 
25. An encoder according to claim 10, 
including integrating means for converting the vari- 
able width output pulse into a ramp signal having a 
magnitude corresponding to the position of said 
code member. 
26. An encoder according to claim 10, 
including a low pass filter for converting said variable 
27. An encoder according to claim 15, 
in which said hysteresis means includes selection gate 
means for separating the sync pulses into odd and 
even pulses, 
said hysteresis means including gate means operable 
in response to the binary value stored in said stor- 
age means for causing a delay of any odd pulse 
which is selected as the next occurring pulse by 
said phase comparator means while obviating any 
delay of the preceding even pulse, 
and gate means operable in response to the binary 
value stored in said storage means for causing a 
delay of any even pulse which is selected as the 
next occurring pulse by said phase comparator 
means while obviating any delay of the preceding 
odd pulse. 
width output pulse into a ramp signal. 
* * * * *  
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UNITED STATES PATENT AND TRADEMARK OFFICE 
CERTIFICATE OF CORRECTION 
PATENT NO. : 3,976,997 
DATED : August 24, 1976 
INVENTOR(S) : Ralph S, Hafle 
are hereby corrected as shown below: 
It i s  certif ied that error appears in  the above-identified patent and that said Letters Patent 
In Column 3 ,  line 43, after "angular position," delete 
"means for produc-"; further delete, in Column 3 ,  
lines 44-54 in their entirety, 
Ian Column 6 ,  line 66, "sin1/4t" should be ''sin Wt". 
In Column 6 ,  line 67, "cosl/4t" should be "cos wt". 
In Column 23, line 47, after "timing" insert "signal". 
In Column 23, line 59, insert after "including" the following 
paragraphs: 
"means for producing sine and cosine positional signals 
corresponding to the position of said code member, 
means for modulating said sine positional 
signal with a cosine time-related signal derived from 
said timing signal source, 
means for modulating said cosine positional signal 
with a sine time-related signal derived from said timing 
signal source, 
sine and cosine positional signals to produce the vari- 
able phase timing signal." 
and means for additively combining the modulated 
3igned and 5ea led  this 
First Day o f  March 1977 
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